CD4002BM96

1uA 3V~18V 90ns@15V,50pF SOIC-14 Gates and Inverters RoHS

SOIC-14ROHS3 CompliantActive

CMOS NOR Gates

Manufacturer: TI
Manufacturer part #: CD4002BM96
Store part #: C555144
Package / case: SOIC-14
Category: Gates and Inverters
Packaging: Tape & Reel (TR)

Datasheet (PDF)

Every Order Guarantee

100% Authentic · 30-Day Return or Replacement · policy

1,580 in stock

#C555144

Stock & price checked 3 days ago

Quantity	Unit price	Pack price
5+	₹37.94	₹189.70
50+	₹29.79	₹1,489.50
150+	₹25.81	₹3,871.50
500+	₹22.25	₹11,125.00
2,500+	₹21.27	₹53,175.00
5,000+	₹20.69	₹1,03,450.00

Quantity (min 5, multiples of 5)

5 × ₹37.94

₹189.70

excl. GST

₹223.85 incl. 18% GST

Need volume or a scheduled delivery? Request a quote

Dispatch in 15-18 working days
GST invoice with every order
Standard pack: 2,500 per reel

CD4002BM96

₹189.70 for 5 + GST

Need this with the rest of your board? Upload the BOM — we price every line.Upload BOM

Specifications

Input Logic Level - High: 3.5V~11V
Input Logic Level - Low: 1.5V~4V
Operating Temperature: -55℃~+125℃
Logic Family: 4000B Series
Output Logic Level - High: 4.95V;9.95V;14.95V
Quiescent Current(Iq): 1uA
Voltage - Supply: 3V~18V
Number of Channels: 2;4
Current - Output High(IOH): 3.4mA
Output Logic Level - Low: 50mV
Propagation Delay: 90ns@15V,50pF
Current - Output Low(IOL): 3.4mA

Packaging & compliance

RoHS: ROHS3 Compliant
Lifecycle: Active
Moisture sensitivity: MSL 1 (unlimited)
ECCN: EAR99
Packaging: Tape & Reel (TR)
Standard pack: 2,500 / Reel
Sold per: Piece
Minimum order: 5 (multiples of 5)
Unit weight: 0.34 g

Overview

CD4001B, CD4002B, and CD4025B NOR gates provide the system designer with direct implementation of the NOR function and supplement the existing family of CMOS gates. All inputs and outputs are buffered. The CD4001B, CD4002B, and CD4025B types are supplied in 14 - lead hermetic dual - in - line ceramic packages (F3A suffix), 14 - lead dual - in - line plastic packages (E suffix), 14 - lead small - outline packages (M, MT, M96, and NSR suffixes), and 14 - lead thin shrink small - outline packages (PW and PWR suffixes).

Applications

NOR logic function implementation in digital logic circuit systems

Key features

Propagation delay time = 60 ns (typ.) at cL = 50 pF, VDD = 90 V
Buffered inputs and outputs
Standardized symmetrical output characteristics, 700% tested for maximum quiescent current at 20 V
5 - V, 10 - V, and 15 - V parametric ratings
Maximum input current of 1 μA at 18 V over full package - temperature range; 100 nA at VDD and 25℃
Noise margin (over full package temperature range):
1 V at VDD = 5 V
2 V at VDD = 10 V
2.5 V at VDD = 15 V