SN74LVC1G74DCTR

This single-bit, positive-edge-triggered D-type flip-flop operates from 1.65V to 5.5V VCC. NanoFree™ packaging technology represents a significant breakthrough in IC packaging concepts, using the silicon die itself as the package. A low level on the preset (PRE) or clear (CLR) input sets or resets the output regardless of the levels of other inputs. When PRE and CLR are inactive (high), data at the D input that meets the setup time requirement is transferred to the output on the positive edge of the clock pulse. Clock triggering occurs at a specific voltage level and is not directly related to the rise time of the clock pulse. After the hold time interval, the data at the D input can be changed without affecting the output level. This device fully meets the specifications for partial power-down applications using Ioff. The Ioff circuit disables the outputs, preventing destructive backflow current from the device when it is powered down.

Applications

• Servers
• LED displays
• Network switches
• Telecom infrastructure
• Motor drivers
• I/O expanders

Key features

• NanoFree™ package
• 5V VCC operation
• Inputs accept up to 5.5V
• Down translation to VCC
• tpd max 5.9ns at 3.3V
• Low power, ICC max 10μA
• ±24mA output drive at 3.3V
• VOLP (output ground bounce) typ < 0.8V (VCC = 3.3V, TA = 25℃)
• VOHV (output VOH undershoot) typ > 2V (VCC = 3.3V, TA = 25℃)
• Ioff supports hot insertion, partial power-down mode, and back-drive protection
• Latch-up performance exceeds 100mA per JESD 78 Class II
• ESD protection exceeds JESD 22
• 2000V Human Body Model
• 200V Machine Model
• 1000V Charged Device Model