W5100S-L

W5100S designed with Hardwired TCP/IP, WIZnet technology, is an embedded Internet Controller Chip. W5100S supporting Full Hardwired, Ethernet MAC (Media Access Control), and 10Base-T/100Base-TX Ethernet PHY is Internet Connectivity One-chip Solution for Internet Protocol (TCP/IP). With W5100S, Host (User MCU) simply handles variety Internet Protocol such as IPv4, TCP, UDP, ICMP, IGMP, ARP, PPPoE and etc. And W5100S supports each 8KB Memory for Transmit and Receive to minimize using memory on Low-end level Host. Host also independently uses 4 Hardwired SOCKETs to develop vary Internet Applications in each Hardwired SOCKETs. W5100S supports SPI and Parallel System BUS Interface for Host Interface. It also provides Low Power / Low Heat design, WOL (Wake On LAN), Ethernet PHY Power Down Mode and etc. W5100S is Low-cost chip that improves on W5100. Any Firmware using on W5100 can be used on W5100S without any modification. Also, W5100S has 48 Pin LQFP & QFN Lead-Free Package, smaller than W5100 for product miniaturization.

Applications

• User product based on W5100: No modify firmware
• Home Network Devices: Set-Top Boxes, PVRs, Digital Media Adapters
• Serial-to-Ethernet: Access Controls, LED displays, Wireless AP relays, etc.
• Parallel-to-Ethernet: POS / Mini Printers, Copiers
• USB-to-Ethernet: Storage Devices, Network Printers
• GPIO-to-Ethernet: Home Network Sensors
• Security Systems: DVRs, Network Cameras, Kiosks
• Factory, Building, Home Automations
• Medical Monitoring Equipment
• Embedded Servers
• Internet of Thing (IoT) Devices
• IoT Cloud Devices

Key features

• Support Hardwired Internet protocols: TCP, UDP, WOL over UDP, ICMP, IGMPv1/v2, IPv4, ARP, PPPoE
• Support 4 independent SOCKETs simultaneously
• Support SOCKET-less command: ARP-Request, PING-Request
• Support Ethernet Power down mode & Main Clock gating for power save
• Support Wake on LAN over UDP
• Support Serial & Parallel Host Interface: High Speed SPI (MODE 0/3), System Bus with 2 Address signal & 8bit Data
• Internal 16Kbytes Memory for TX/ RX Buffers
• 10BaseT/100BaseTX Ethernet PHY Integrated
• Support Auto Negotiation (Full and half duplex, 10 and 100-based)
• Support Auto-MDIX only when Auto-Negotiation mode
• Not support IP Fragmentation
• 3.3V operation with 5V I/O signal tolerance
• Network Indicator LEDs (Full/Half duplex, Link, 10/100 Speed, Active)
• 48 Pin LQFP & QFN Lead-Free Package (7x7mm, 0.5mm pitch)