EnergyMath

EM74LVC1G08GS

AND Gate IC 1 Channel DFN-6L(1x1)

DFN-6L(1x1)RoHSActive

Single 2-input AND gate

Manufacturer: EnergyMath
Manufacturer part #: EM74LVC1G08GS
Store part #: C49188146
Package / case: DFN-6L(1x1)
Category: Gates and Inverters
Packaging: Tape & Reel (TR)

Datasheet (PDF)

Every Order Guarantee

100% Authentic · 30-Day Return or Replacement · policy

3,000 in stock

#C49188146

Stock & price checked 5 days ago

Quantity	Unit price	Pack price
5+	₹13.42	₹67.10
50+	₹10.61	₹530.50
150+	₹9.21	₹1,381.50
500+	₹8.15	₹4,075.00
3,000+	₹7.30	₹21,900.00
6,000+	₹6.88	₹41,280.00

Quantity (min 5, multiples of 5)

5 × ₹13.42

₹67.10

excl. GST

₹79.18 incl. 18% GST

Need volume or a scheduled delivery? Request a quote

Dispatch in 7–10 working days
GST invoice with every order
Standard pack: 3,000 per reel

EM74LVC1G08GS

₹67.10 for 5 + GST

Specifications

Input Type: Schmitt trigger;TTL-compatible CMOS
Logic Family: 74LVC
Voltage - Supply: 1.65V~5.5V
Propagation Delay: 3.8ns@5.5V,50pF
Features: Local shutdown mode;Overvoltage-tolerant input
Operating Temperature: -40℃~+125℃
Quiescent Current(Iq): 4uA
Current - Output High(IOH): 24mA
Number of Channels: 1;2
Current - Output Low(IOL): 24mA

Packaging & compliance

RoHS: RoHS
Lifecycle: Active
Packaging: Tape & Reel (TR)
Standard pack: 3,000 / Reel
Sold per: Piece
Minimum order: 5 (multiples of 5)
Unit weight: 0.026 g

Overview

The EM74LVC1G08 is a single 2-input AND gate. Its inputs can be driven by 3.3V or 5V devices. This feature allows the device to be used as a level translator in mixed 3.3V and 5V applications. All inputs incorporate Schmitt-trigger action, making the circuit tolerant of slower input rise and fall times. The device is fully specified for partial power-down applications using IOFF. The IOFF circuit disables the outputs, preventing damaging backflow current when the device is powered down.

Key features

Wide supply voltage range: 1.65 V ~ 5.5 V
High noise immunity
±24 mA output drive capability (VCC = 3.0V)
CMOS low power consumption
Direct TTL-level interface compatible
Over-voltage tolerant inputs up to 5.5 V
IOFF circuitry supports partial power-down mode operation
Latch-up performance exceeds 100 mA
JEDEC standard compliant: JESD8-7 (1.65 V ~ 1.95 V), JESD8-5 (2.3 V ~ 2.7 V), JESD8C (2.7 V ~ 3.6 V), JESD36 (4.5 V ~ 5.5 V)
ESD protection: HBM ANSI/ESDA/JEDEC JS-001 Class 3B exceeds 8000 V; MM JESD22-A115C Class C exceeds 550 V; CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000 V
Multiple package options