CD4078BPWR

4.2mA 5uA 4.2mA 3V~18V 1 TSSOP-14 Gates and Inverters - Multi-Function, Configurable RoHS

TSSOP-14ROHS3 CompliantActive

CMOS 8-Input NOR/OR Gate

Manufacturer: TI
Manufacturer part #: CD4078BPWR
Store part #: C2682016
Package / case: TSSOP-14
Category: Gates and Inverters - Multi-Function, Configurable
Packaging: Tape & Reel (TR)

Datasheet (PDF)

Every Order Guarantee

100% Authentic · 30-Day Return or Replacement · policy

2,565 in stock

#C2682016

Stock & price checked 5 days ago

Quantity	Unit price	Pack price
5+	₹44.16	₹220.80
50+	₹35.10	₹1,755.00
150+	₹31.21	₹4,681.50
500+	₹26.35	₹13,175.00
2,000+	₹24.20	₹48,400.00
4,000+	₹22.90	₹91,600.00

Quantity (min 5, multiples of 5)

5 × ₹44.16

₹220.80

excl. GST

₹260.54 incl. 18% GST

Need volume or a scheduled delivery? Request a quote

Dispatch in 7–10 working days
GST invoice with every order
Standard pack: 2,000 per reel

CD4078BPWR

₹220.80 for 5 + GST

Specifications

Input Logic Level - High: 3.5V
Input Logic Level - Low: 1.5V
Logic Family: 4000B Series
Propagation Delay: 110ns@15V,50pF
Current - Output Low(IOL): 4.2mA
Output Logic Level - High: 4.95V
Quiescent Current(Iq): 5uA
Current - Output High(IOH): 4.2mA
Voltage - Supply: 3V~18V
Operating Temperature: -55℃~+125℃
Number of Gates: 1
Output Logic Level - Low: 50mV

Packaging & compliance

RoHS: ROHS3 Compliant
Lifecycle: Active
ECCN: EAR99
Packaging: Tape & Reel (TR)
Standard pack: 2,000 / Reel
Sold per: Piece
Minimum order: 5 (multiples of 5)
Unit weight: 0.204 g

Overview

CD4078B NOR/OR Gate provides the system designer with direct implementation of the positive- logic 8- input NOR and CP functions and supplements the existing family of CMOS gates.

Key features

Medium- Speed Operation: tPHL, tPLH = 75 ns (typ.) at VDD = 10 V
Buffered inputs and output
5- V, 10- V, and 15- V parametric ratings
5- Standardized symmetrical output characteristics
100% tested for quiescent current at 20 V
Maximum-input current of 1 μA at 18 V over full package- temperature range: 100 nA at 18 V and 25℃
Noise margin (over full package- temperature range): 1 V at VDD = 5 V; 2 V at VDD = 10 V; 2.5 V at VDD = 15 V
Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of "B Series CMOS Devices"