HEF4017BT,653

The HEF4017B is a 5-stage Johnson decade counter with ten spike-free decoded active HIGH outputs (Q0 to Q9), an active LOW carry output from the most significant flip-flop (Q5-9), active HIGH and active LOW clock inputs (CP0, CP1) and an overriding asynchronous master reset input (MR). The counter is advanced by either a LOW-to-HIGH transition at CPO while CP1(overline) is Low or a HIGH-to-LOW transition at CP1(overline) while CP0 is HIGH. When cascading counters, the Q5-9(overline) output, which is LOW while the counter is in states 5, 6, 7, 8, and 9, can be used to drive the CPO input of the next counter. A HIGH on MR resets the counter to zero (Q0 = Q5(overline)-Q = HIGH; Q1 to Q9 = LOW) independent of the clock inputs (CP0, CP1). Automatic counter code correction is provided by an internal circuit: following any illegal code the counter returns to a proper counting mode within 11 clock pulses. Schmitt trigger action makes the clock inputs highly tolerant of slower rise and fall times. It operates over a recommended VDD power supply range of 2 V to 15 V referenced to VSS (usually ground). Unused inputs must be connected to VDD, VSS, or another input.

Applications

• Decade counter with decimal decoding
• 1 out of n decoding counter (when cascaded)
• Sequential controller
• Timer

Key features

• Automatic counter correction
• Tolerant of slow clock rise and fall times
• Fully static operation
• 5 V, 10 V, and 15 V parametric ratings
• Standardized symmetrical output characteristics
• Specified from -40 °C to +125 °C
• Complies with JEDEC standard JESD 13-B