SN74LVC1G86DCKR

This single 2- input exclusive- OR gate is designed for 1.65- V to 5.5- V VCC operation. The SN74LVC1G86 device performs the Boolean function Y = A x B or Y = AB(overline) + AB in positive logic. A common application is as a true/complement element. If the input is low, the other input is reproduced in true form at the output. If the input is high, the signal on the other input is reproduced inverted at the output. NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package. This device is fully specified for partial- power- down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Applications

• Functions as true/complement element: when one input is LOW, the other input signal passes through uninverted; when one input is HIGH, the other input signal is inverted at the output
• Functions as logic identity element: output is active-LOW when all inputs are at the same logic level
• Functions as even-parity element: output is active-LOW when an even number of inputs (0 or 2) are active
• Functions as odd-parity element: output is active-HIGH when an odd number of inputs (only 1 of 2 inputs) are active

Key features

• Available in the Texas Instruments NanoFree Package
• Supports 5- V Vcc Operation
• Inputs Accept Voltages to 5.5 V
• Supports Down Translation to Vcc
• Max tpd of 4 ns at 3.3V
• Low Power Consumption, 10- A Max Icc
• ±24 - mA Output Drive at 3.3V
• Ioff Supports Live Insertion, Partial- PowerDown Mode, and Back- Drive Protection
• Latch- Up Performance Exceeds 100 mA Per JESD 78,Class II
• ESD Protection Exceeds JESD 22 2000- V Human- Body Model (A114- A)
• 200- V Machine Model (A115- A)
• 1000- V Charged- Device Model (C101)